Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 20858 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Post New Answer View All Answers
Explain what is the use of defpararm?
What does it mean “the channel is pinched off”?
What is the function of tie-high and tie-low cells?
What happens if we delay the enabling of Clock signal?
Explain Cross section of a PMOS transistor?
Explain the working of Insights of a pass gate ?
Explain sizing of the inverter?
what is the difference between the TTL chips and CMOS chips?
What are the different classification of the timing control?
What is Noise Margin? Explain the procedure to determine Noise Margin?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Basic Stuff related to Perl?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
For CMOS logic, give the various techniques you know to minimize power consumption
