In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 3 Answers
- 19400 Views
- IBM, Intel, nvidia, I also Faced
- E-Mail Answers
Answer Posted / amar
this situation basically arises when a signal does clock
domain crossing. to synchronize the clock with the target
domain clock and to avoid metastability issues synchronizers
which are like double clocking are used in designs
| Is This Answer Correct ? | 19 Yes | 1 No |
Post New Answer View All Answers
what is Slack?
What does the above code synthesize to?
What's the price in 1K quantity?
what is multiplexer?
Draw the SRAM Write Circuitry
What are the changes that are provided to meet design power targets?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Basic Stuff related to Perl?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the difference between the mealy and moore state machine?
what are three regions of operation of MOSFET and how are they used?
What are the different gates where boolean logic are applicable?
Explain the Charge Sharing problem while sampling data from a Bus?
