Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

For a single computer processor computer system, what is the
purpose of a processor cache and describe its operation?

Answer Posted / achal ubbott

Cache is a technique used to improve system's performance.
Its not an essential component. The cache memory is managed
by a cache controller. The cache system is based on the
principle of locality of reference which states that most
computer programs execute small loop of code. So the
program uses some frequent data or instruction.
Different core manufacturers use different type of
management policies for cachee.e.g. ARM use 3 policies
i. Write Policy.
2. Replacement Policy
3. Allocate policy.
But the basic principles remain almost constant.

Is This Answer Correct ?    9 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What are the steps required to solve setup and hold violations in vlsi?

1041


How logical gates are controlled by boolean logic?

1025


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1554


How binary number can give a signal or convert into a digital signal?

1150


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1409


Give various factors on which threshold voltage depends.

1243


What is the critical path in a SRAM?

3126


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4079


Explain the operation considering a two processor computer system with a cache for each processor.

2820


What was your role in the silicon evaluation or product ramp? What tools did you use?

2268


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1063


6-T XOR gate?

4194


Tell me how MOSFET works.

2377


Design an 8 is to 3 encoder using 4 is to encoder?

1295


Explain how MOSFET works?

3201