Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 13949 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Post New Answer View All Answers
What is the difference between the mealy and moore state machine?
What are the different design constraints occur in the synthesis phase?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
what is a sequential circuit?
What is the function of tie-high and tie-low cells?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Basic Stuff related to Perl?
What was your role in the silicon evaluation or product ramp? What tools did you use?
What is the main function of metastability in vsdl?
Draw the stick diagram of a NOR gate. Optimize it
What are the different ways in which antenna violation can be prevented?
What are the different measures that are required to achieve the design for better yield?
