Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14266 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / manju
the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back
please correct if it is wrong.
| Is This Answer Correct ? | 1 Yes | 12 No |
Post New Answer View All Answers
Explain how binary number can give a signal or convert into a digital signal?
Draw the SRAM Write Circuitry
How logical gates are controlled by boolean logic?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain what is multiplexer?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain CMOS Inverter transfer characteristics?
Differences between Array and Booth Multipliers?
What transistor level design tools are you proficient with? What types of designs were they used on?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
