Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14259 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / mallikarjun patil
I have worked on design consit of 5 stage pipeline
processor.
With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.
Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle
| Is This Answer Correct ? | 27 Yes | 3 No |
Post New Answer View All Answers
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What is threshold voltage?
Explain what is multiplexer?
Explain how logical gates are controlled by Boolean logic?
Explain about 6-T XOR gate?
what is a sequential circuit?
What was your role in the silicon evaluation or product ramp? What tools did you use?
How does a Bandgap Voltage reference work?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
why is the number of gate inputs to CMOS gates usually limited to four?
Mention what are three regions of operation of mosfet and how are they used?
