Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?
- 4 Answers
- 14267 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / kiran chowdary
Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.
| Is This Answer Correct ? | 6 Yes | 8 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Basic Stuff related to Perl?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain the working of Insights of an inverter ?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the difference between nmos and pmos technologies?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Differences between IRSIM and SPICE?
What are the Advantages and disadvantages of Mealy and Moore?
Write a program to explain the comparator?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What are the different design techniques required to create a layout for digital circuits?
6-T XOR gate?
Explain various adders and difference between them?
Draw a CMOS Inverter. Explain its transfer characteristics
