Interested to Buy Any Domain ? << Click Here >> for more details...
For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?
- 5 Answers
- 14131 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / deepak
Give the test vector A = 1, B = 0, C = 0 and D = 0.
If B is not stuck at 1, the output would be zero else 1.
So test vector 1000 can detect the stuck at 1 fault of B.
| Is This Answer Correct ? | 26 Yes | 2 No |
Answer / ranadheer reddy s
you can go for path sensitization method the test vectors
for this s-a-1 fault are
1000
1010
1001
that's it simple....
| Is This Answer Correct ? | 6 Yes | 0 No |
Answer / yashwanth.jada
1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / ajit
Walking Ones will find out the Struck-at-1.
0001
0010
0100
1000 : At this point Error will be detected
Or Walking Zero can also find out.
1110
1101
1011 : At this point Error will be detectged
0111
| Is This Answer Correct ? | 1 Yes | 9 No |
What types of CMOS memories have you designed? What were their size? Speed?
Factors affecting Power Consumption on a chip?
Explain how MOSFET works?
what is the difference between the testing and verification?
Differences between netlist of HSPICE and Spectre?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the ideal input and output resistance of a current source?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What happens to delay if we include a resistance at the output of a CMOS circuit?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the various regions of operation of mosfet? How are those regions used?
86 Family 
