For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?

Answers were Sorted based on User's Feedback



For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / deepak

Give the test vector A = 1, B = 0, C = 0 and D = 0.
If B is not stuck at 1, the output would be zero else 1.

So test vector 1000 can detect the stuck at 1 fault of B.

Is This Answer Correct ?    26 Yes 2 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / ranadheer reddy s

you can go for path sensitization method the test vectors
for this s-a-1 fault are
1000
1010
1001

that's it simple....

Is This Answer Correct ?    5 Yes 0 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / yashwanth.jada

1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}

Is This Answer Correct ?    1 Yes 0 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / ajit

Walking Ones will find out the Struck-at-1.
0001
0010
0100
1000 : At this point Error will be detected

Or Walking Zero can also find out.
1110
1101
1011 : At this point Error will be detectged
0111

Is This Answer Correct ?    1 Yes 9 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / debapriyo

all zero vector will do
0000

Is This Answer Correct ?    2 Yes 27 No

Post New Answer

More VLSI Interview Questions

Are you familiar with the term MESI?

0 Answers   Intel,


What are the changes that are provided to meet design power targets?

0 Answers  


What is the difference between = and == in C?

5 Answers   Intel,


Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,


Insights of a 2 input NAND gate. Explain the working?

1 Answers   Intel,






In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


what is SCR (Silicon Controlled Rectifier)?

0 Answers  


Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

3 Answers   Intel,


Explain various adders and difference between them?

0 Answers   Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,


what is the difference between the TTL chips and CMOS chips?

0 Answers  


Implement F = AB+C using CMOS gates?

2 Answers   Intel,


Categories