For f = AB+CD if B is S-a-1, what r the test vectors needed
to detect the fault?

Answers were Sorted based on User's Feedback



For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / deepak

Give the test vector A = 1, B = 0, C = 0 and D = 0.
If B is not stuck at 1, the output would be zero else 1.

So test vector 1000 can detect the stuck at 1 fault of B.

Is This Answer Correct ?    26 Yes 2 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / ranadheer reddy s

you can go for path sensitization method the test vectors
for this s-a-1 fault are
1000
1010
1001

that's it simple....

Is This Answer Correct ?    5 Yes 0 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / yashwanth.jada

1)Analysis: S-a-1 in B
2)Simulate the fault location (B): Give 0 (compliment of S-a-F) as input at B, this way one can distinguish True value/Faulty value.
3)Propagate the faulty value to primary output (f): A has to be a non controlling value i.e 1 in order to propagate the fault (0/1 at B) to AB AND gate. In order to see the fault effect at output f, the other input of OR gate has to be a non-controlling value i.e 0.
4)Justification for 0 at OR gate input: Atleast one of the inputs between C and D has to be 0.
5)Final test vector for B S-a-1: 100X or 10X0 {(1000),(1001),(1010)}

Is This Answer Correct ?    1 Yes 0 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / ajit

Walking Ones will find out the Struck-at-1.
0001
0010
0100
1000 : At this point Error will be detected

Or Walking Zero can also find out.
1110
1101
1011 : At this point Error will be detectged
0111

Is This Answer Correct ?    1 Yes 9 No

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?..

Answer / debapriyo

all zero vector will do
0000

Is This Answer Correct ?    2 Yes 27 No

Post New Answer

More VLSI Interview Questions

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers   Infosys,


Draw the Layout of an Inverter?

0 Answers   Intel,


What?s the difference between Testing & Verification?

6 Answers   Infosys,


Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,






What's the price in 1K quantity?

0 Answers   Wipro,


Cross section of a PMOS transistor?

0 Answers   Intel,


Give the cross-sectional diagram of the cmos.

0 Answers  


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

0 Answers   Intel,


Mention what are the two types of procedural blocks in Verilog?

0 Answers  


What are the Advantages and disadvantages of Mealy and Moore?

0 Answers   Intel,


Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,


Categories