Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / harshgandhi126
TRI state inverter has 3 states i.e. HIGH,LOW and HIGH
IMPEDENCE (Z). It has 2 inputs. One is normal input and
another is ENABLE. If ENABLE is LOW then inverter is in
HIGH IMPEDENCE state, otherwise it acts as a normal
inverter (if ENABLE=1).
ENABLE I/P O/P
0 X Z (HIGH IMPEDENCE)
1 0 1
1 1 0
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
what is multiplexer?
Give the cross-sectional diagram of the cmos.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is the difference between cmos and bipolar technologies?
What are the different design constraints occur in the synthesis phase?
What are the ways to Optimize the Performance of a Difference Amplifier?
what is Slack?
Explain what is the use of defpararm?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
why is the number of gate inputs to CMOS gates usually limited to four?
What are the different design techniques required to create a layout for digital circuits?
Write a program to explain the comparator?
What are the different classification of the timing control?
