Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / arun
It has a I/P signal similar to ordinary inverter & it has
an additional enable i/p which controls the o/p signal with
respect to i/p signal.. The o/p signal can have 3 states
ENABLE I/P O/P
0 X Z
1 0 1
1 1 0
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Mention what are the two types of procedural blocks in Verilog?
What are the ways to Optimize the Performance of a Difference Amplifier?
What is Noise Margin? Explain the procedure to determine Noise Margin?
what is verilog?
Give various factors on which threshold voltage depends.
Basic Stuff related to Perl?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain what is Verilog?
Insights of a 4bit adder/Sub Circuit?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the difference between cmos and bipolar technologies?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Tell me how MOSFET works.
Explain how binary number can give a signal or convert into a digital signal?
Mention what are three regions of operation of mosfet and how are they used?
