Answer Posted / david schkolnik

To Answer #1 I must add the check done between steps:
After:
architecture is defined: Review with peers:
RTL coding: Logic simulation with tools like NCsim
Synthesis: first shot STA of (with estimated delays).
Formal verification against RTL (w/Formality)
DFT insertion and ATPG: Logic simulation, coverage, - Formal verification against
pre-DFT netlist.
Place and Route: sign-off STA (with actual delays)
LVS, DRC

Because the Verification process of the original code continues in parallel during the rest of the project, some bugs come up very late when it's too late to re-do the whole thing. Sometimes timing problems need late fixes. These small changes are called ECO, which are made straight on Layout. Then LVS needs to be run again and the result be analyzed by the top engineers in the team. Still, many bugs are born in this stage.

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1158

---

Explain what is Verilog?

1060

---

Explain what is slack?

1027

---

Explain the Charge Sharing problem while sampling data from a Bus?

4671

---

What does it mean “the channel is pinched off”?

1321

---

why is the number of gate inputs to CMOS gates usually limited to four?

1291

---

What are the different design constraints occur in the synthesis phase?

1070

---

Draw the SRAM Write Circuitry

1149

---

What are the different design techniques required to create a layout for digital circuits?

1010

---

What types of CMOS memories have you designed? What were their size? Speed?

3103

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3828

---

Design an 8 is to 3 encoder using 4 is to encoder?

1299

---

6-T XOR gate?

4194

---

What is Body Effect?

2470

---

What is the critical path in a SRAM?

3129

---