Answer / neto colina

Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.

M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)

E IS CLEAN: Value Match with main memory

S Cache may be stored in other caches of the machine

I Invalid

Explain what is Verilog?

0 Answers  

---

what is verilog?

0 Answers  

---

Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  

---

What is pipelining and how can we increase throughput using pipelining?

1 Answers   Intel,

---

Tell me how BJT works.

2 Answers  

---

Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,

---

If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,

---

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,

---

Differences between DRAM and SRAM?

14 Answers   Infosys, Intel, University, Wipro,

---

What is the difference between nmos and pmos technologies?

0 Answers  

---

What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).

4 Answers   Analog Devices,

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---