Answer / neto colina

Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.

M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)

E IS CLEAN: Value Match with main memory

S Cache may be stored in other caches of the machine

I Invalid

Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,

---

Tell me how MOSFET works.

0 Answers  

---

What are the main issues associated with multiprocessor caches and how might you solve them?

0 Answers   Intel,

---

How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,

---

---

What is Cross Talk?

4 Answers   Intel,

---

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,

---

Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers   Intel,

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   e-tec, Intel,

---

Tell me how BJT works.

2 Answers  

---

Explain how binary number can give a signal or convert into a digital signal?

0 Answers  

---

What is validation?

2 Answers   Intel,

---