Interested to Buy Any Domain ? << Click Here >> for more details...
Explain ASIC Design Flow?
- 2 Answers
- 15434 Views
- Intel, JK Associates, Mind Tree, I also Faced
- E-Mail Answers
Answer Posted / amar
ASIC design flow:
Stands for Application specific integrated circuit.
This kind of design flow has been completely automated
with few manual steps
Below is the flow
1 ] system level specification
2 ]RTL coding and simulation
2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage
3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here
GDS2 ----> Manufacturer
In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.
Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design
| Is This Answer Correct ? | 18 Yes | 2 No |
Post New Answer View All Answers
How does Vbe and Ic change with temperature?
Explain Cross section of a PMOS transistor?
Write a VLSI program that implements a toll booth controller?
For CMOS logic, give the various techniques you know to minimize power consumption
Explain sizing of the inverter?
what is Slack?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the steps required to solve setup and hold violations in vlsi?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is look up table in vlsi?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
what is verilog?
What is the ideal input and output resistance of a current source?
