Answer Posted / amar

ASIC design flow:
Stands for Application specific integrated circuit.

This kind of design flow has been completely automated
with few manual steps

Below is the flow

1 ] system level specification
2 ]RTL coding and simulation

2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage

3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here

GDS2 ----> Manufacturer

In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.

Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1140

---

Insights of a 4bit adder/Sub Circuit?

3302

---

What is the function of tie-high and tie-low cells?

1046

---

what is verilog?

1072

---

What is Body Effect?

2470

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

1242

---

What was your role in the silicon evaluation or product ramp? What tools did you use?

2270

---

Mention what are the two types of procedural blocks in Verilog?

1235

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

1521

---

What does it mean “the channel is pinched off”?

1322

---

What does the above code synthesize to?

2538

---

For CMOS logic, give the various techniques you know to minimize power consumption

1360

---

Working of a 2-stage OPAMP?

3135

---

What is the difference between synchronous and asynchronous reset?

1059

---

What are the different design constraints occur in the synthesis phase?

1071

---