Answer Posted / amar

ASIC design flow:
Stands for Application specific integrated circuit.

This kind of design flow has been completely automated
with few manual steps

Below is the flow

1 ] system level specification
2 ]RTL coding and simulation

2 ] netlist synthesis , dft scan insertion ---> DFT ATPG,
STA,GLS can be run in this stage

3 ] physical design process
netlist extraction with actual parasitics
sign off STA , GLS , Power analysis will be done here

GDS2 ----> Manufacturer

In ASIC , We use standard cells which are predesigned and
pre verified cells created as library from where physical
design tools will choose the correct cell to place and route.

Comapre and contrast this with Custom IC design where we do
not have so much automation , and also we do not use
standard cells instead custom cells are created for use in
custom IC design

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

1344

---

How does a Bandgap Voltage reference work?

3970

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

1203

---

Are you familiar with the term MESI?

2832

---

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1123

---

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

1408

---

Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3417

---

What are the different measures that are required to achieve the design for better yield?

1259

---

Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1237

---

Explain what is slack?

1125

---

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1502

---

What are the different classification of the timing control?

1165

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1644

---

Explain sizing of the inverter?

4485

---

Explain how MOSFET works?

3293

---