Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / purna
The main goals of CTS are
1. Clock signal is propagate to all flops in same time.
2. Low global and local skew.
3. Less insertion delay.
4. For low power designs Clock gating cells are added based
on the designer requirement.
5.Selecting a tree structure from (H,Y,binary and fish bone
etc...)
6. less number of buffer and inverters in the clock path.
7. Clock pin has high fanout to balance skew, we need to
synthesis the clock path separately.
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
what is the difference between the TTL chips and CMOS chips?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain the operation of a 6T-SRAM cell?
How does a Bandgap Voltage reference work?
What is look up table in vlsi?
what is a sequential circuit?
Draw the SRAM Write Circuitry
Explain what is the depletion region?
Explain the Various steps in Synthesis?
What are the steps required to solve setup and hold violations in vlsi?
Tell me how MOSFET works.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What is Noise Margin? Explain the procedure to determine Noise Margin?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
