Answer Posted / sharekhan
Clock tree is usd for equal distribution of clock in a VLSI
circuitry.In this technique the VLSI blocks are at equal
distance from the central clock.This technique is ues to
eliminate skew problem.
Arrangemnet is in the form of alphabhet "H" with VLSI
blocks are arranged at the end of the alphabhet H and clock
circuitry aplied at the centre of the "H".THus each block
is at equal distance from the clock circuitry.
| Is This Answer Correct ? | 18 Yes | 0 No |
Post New Answer View All Answers
what is SCR (Silicon Controlled Rectifier)?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Mention what are the two types of procedural blocks in Verilog?
What are the ways to Optimize the Performance of a Difference Amplifier?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Cross section of a PMOS transistor?
6-T XOR gate?
What is the purpose of having depletion mode device?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What products have you designed which have entered high volume production?
How logical gates are controlled by boolean logic?
What are the main issues associated with multiprocessor caches and how might you solve them?
Basic Stuff related to Perl?
Explain Basic Stuff related to Perl?
What was your role in the silicon evaluation/product ramp? What tools did you use?