Answer Posted / arghya sasmal
During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.
Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
How binary number can give a signal or convert into a digital signal?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the Factors affecting Power Consumption on a chip?
why is the number of gate inputs to CMOS gates usually limited to four?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain how binary number can give a signal or convert into a digital signal?
How can you model a SRAM at RTL Level?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is the use of defpararm?
What is the main function of metastability in vsdl?
what is the difference between the TTL chips and CMOS chips?
Tell me how MOSFET works.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
