Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / arghya sasmal
During CTS our goal is to
1) minimize the clock skew
2)minimize the clock tree power dissipation
In CTS buffers and inverters are placed in clock net to minimize the skew.
Clock nets are optimized and their driving cells are supposed to match RC values and impedance ...and minimize the clock tree power dissipation
| Is This Answer Correct ? | 4 Yes | 0 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Implement a 2 I/P and gate using Tran gates?
Explain how MOSFET works?
What are the steps involved in preventing the metastability?
What are the steps required to solve setup and hold violations in vlsi?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What is the difference between cmos and bipolar technologies?
What is look up table in vlsi?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain CMOS Inverter transfer characteristics?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Explain Cross section of an NMOS transistor?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain how binary number can give a signal or convert into a digital signal?
Draw the stick diagram of a NOR gate. Optimize it
