Process technology? What package was used and how did you
model the package/system? What parasitic effects were
considered?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Design an 8 is to 3 encoder using 4 is to encoder?

0 Answers   Intel,


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

0 Answers   Infosys,






Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


what is the difference between the testing and verification?

1 Answers   Intel,


What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?

2 Answers  


Insights of a Tri-State Inverter?

3 Answers   Intel,


Explain the various MOSFET Capacitances & their significance?

1 Answers  


What are the different gates where boolean logic are applicable?

0 Answers  


For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,


Categories