Answer Posted / radhika
CMOS gate consists of both NMOS and PMOS.
Two NMOS ,a and b are connected in series with each other and their series combination is in parallel with c named nmos.For PMOS ,a and b are connected in parallel with each other and this parallel combination is in series with c named pmos.Output is taken from PMOS and NMOS junction.
| Is This Answer Correct ? | 1 Yes | 3 No |
Post New Answer View All Answers
Explain various adders and difference between them?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
6-T XOR gate?
What are the different measures that are required to achieve the design for better yield?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Are you familiar with the term MESI?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain how Verilog is different to normal programming language?
What is the ideal input and output resistance of a current source?
what is Slack?
What does the above code synthesize to?
What is the main function of metastability in vsdl?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What are the main issues associated with multiprocessor caches and how might you solve them?
