Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Implement F= not (AB+CD) using CMOS gates?
what is the use of defpararm?
why is the number of gate inputs to CMOS gates usually limited to four?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Are you familiar with the term MESI?
How can you model a SRAM at RTL Level?
What is the function of tie-high and tie-low cells?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the difference between the mealy and moore state machine?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Write a program to explain the comparator?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What types of CMOS memories have you designed? What were their size? Speed?
