Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / chaitanya
SETUP time : Minimum time the data should be stable before
the arrival of clock edge
HOLD time : Minum time data shuold be stable after the
arrival of clock edge.
| Is This Answer Correct ? | 21 Yes | 0 No |
Post New Answer View All Answers
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What are the different classification of the timing control?
Explain the working of 4-bit Up/down Counter?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Mention what are the different gates where Boolean logic are applicable?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain CMOS Inverter transfer characteristics?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is SCR (Silicon Controlled Rectifier)?
What types of CMOS memories have you designed? What were their size? Speed?
what are three regions of operation of MOSFET and how are they used?
What does it mean “the channel is pinched off”?
If not into production, how far did you follow the design and why did not you see it into production?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
