Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1517 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Explain sizing of the inverter?
What is the build-in potential?
How logical gates are controlled by boolean logic?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
How to find the read failiure probablity in SRAM?
what is Slack?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What is the most complicated/valuable program you written in C/C++?
23 Answers HCL, IBM, Intel, TCS, TVS, Wipro,
Factors affecting Power Consumption on a chip?
What is the mealy and moore machine's state diagram that can detect 3 consecutive heads of 3 coins ?
86 Family 
