Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1466 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
What are the different classification of the timing control?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the Various steps in Synthesis?
What happens if we delay the enabling of Clock signal?
What is the difference between synchronous and asynchronous reset?
Explain why & how a MOSFET works?
what is Early effects and their physical origin.
Mention what are three regions of operation of mosfet and how are they used?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain what is the use of defpararm?
Explain the Working of a 2-stage OPAMP?
86 Family 
