Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1398 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
What are the different classification of the timing control?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain the three regions of operation of a mosfet.
Factors affecting Power Consumption on a chip?
What types of high speed CMOS circuits have you designed?
Tell me how MOSFET works.
What is a D-latch? Write the VHDL Code for it?
Design an 8 is to 3 encoder using 4 is to encoder?
What is the difference between the mealy and moore state machine?
86 Family 
