Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1412 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
What happens to delay if you increase load capacitance?
What is the depletion region?
Tell me the parameters as many as possible you know that used to character an amplifier?
What is Body Effect?
0 Answers CG CoreEL, Cisco, TA,
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Design an 8 is to 3 encoder using 4 is to encoder?
Mention what are the two types of procedural blocks in Verilog?
What are the two types of noise of MOSFET, how to eliminate them?(Thermal and Flicker).
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Write a VLSI program that implements a toll booth controller?
Explain CMOS Inverter transfer characteristics?
What is hot electron effect?
86 Family 
