Interested to Buy Any Domain ? << Click Here >> for more details...
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
- 0 Answers
- 1465 Views
- Infosys, I also Faced
- E-Mail Answers
No Answer is Posted For this Question
Be the First to Post Answer
why is the number of gate inputs to CMOS gates usually limited to four?
Cross section of an NMOS transistor?
How can you model a SRAM at RTL Level?
What are the limitations in increasing the power supply to reduce delay?
Explain various adders and difference between them?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is Early effects and their physical origin.
Have you studied buses? What types?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
What are the changes that are provided to meet design power targets?
86 Family 
