Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

Answers were Sorted based on User's Feedback



verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and..

Answer / arpan

1. NMOS passes good logic 0 and bad logic 1.

We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.

2. PMOS passes good logic 1 and bad logic 0

For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris

Is This Answer Correct ?    68 Yes 7 No

verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and..

Answer / chakrapani

if vgs made more means more electronics are attraced to the
channel region so pinch off occures at large valves of vds

Is This Answer Correct ?    3 Yes 7 No

Post New Answer

More VLSI Interview Questions

Insights of a Tri-State Inverter?

3 Answers   Intel,


If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,


What are the total number of lines written by you in C/C++? What compiler was used?

1 Answers   Intel, Zensar,


Explain the working of differential sense amplifier?

1 Answers  


what is Channel length modulation?

2 Answers   Intel,


What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,


Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,


Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,


Categories