verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
Answers were Sorted based on User's Feedback
Answer / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
Is This Answer Correct ? | 68 Yes | 7 No |
Answer / chakrapani
if vgs made more means more electronics are attraced to the
channel region so pinch off occures at large valves of vds
Is This Answer Correct ? | 3 Yes | 7 No |
What is a D-latch? Write the VHDL Code for it?
what is body effect?
Explain the working of differential sense amplifier?
How logical gates are controlled by boolean logic?
Tell me how MOSFET works.
What is latchup? Explain the methods used to prevent it?
What is Fermi level?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
Tell me the parameters as many as possible you know that used to character an amplifier?
Why is Extraction performed?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?