Answer Posted / arpan

1. NMOS passes good logic 0 and bad logic 1.

We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.

2. PMOS passes good logic 1 and bad logic 0

For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris

What is the difference between cmos and bipolar technologies?

1109

---

Explain various adders and difference between them?

1184

---

What are the steps required to solve setup and hold violations in vlsi?

1054

---

Explain the operation considering a two processor computer system with a cache for each processor.

2825

---

Implement a 2 I/P and gate using Tran gates?

3985

---

Design an 8 is to 3 encoder using 4 is to encoder?

1310

---

what is verilog?

1090

---

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2475

---

Why does the present vlsi circuits use mosfets instead of bjts?

1251

---

What are the different ways in which antenna violation can be prevented?

1094

---

Are you familiar with the term MESI?

2678

---

How about voltage source?

2233

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

2993

---

Explain the working of Insights of a pass gate ?

1193

---

Explain the three regions of operation of a mosfet.

1064

---