verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 31053 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / arpan
1. NMOS passes good logic 0 and bad logic 1.
We know the current conduction takes place when the channel
is formed i.e when Vgs > Vt(Threshold voltage). In normal
operation suppose Vg = 5v and Vs = 0v and Vt = 1v.
Fot the above mentioned case Vgs=Vg-Vs
=5v which is
grater than threshold voltage and logic 0 will easily pass.
Now if we want to pass logic 1, we have to make Vs=Vdd
(Suppose 5v). In this case Vgs=0v which is less than
threshold voltage, thus channel is not formed. And a bad
logic 1 is passed.
2. PMOS passes good logic 1 and bad logic 0
For normal operation suppose Vg = 0v and Vs = 5v
and Vt= -1v(threshold voltage for PMOS is -ve). So, Vgs =
-5v. So gate yo source voltage is more -ve and thus channel
will easily form, and logic 1 is passed easily. Now, suppose
Vs= 0v then Vgs=0v. Which is not -ve compare to Vt of PMOS,
thus channel will not form and will pass bad logic 0.
Refer pg 66 of Weste Harris
| Is This Answer Correct ? | 68 Yes | 7 No |
Post New Answer View All Answers
Write a program to explain the comparator?
If not into production, how far did you follow the design and why did not you see it into production?
Mention what are the two types of procedural blocks in Verilog?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
what is verilog?
Explain the working of Insights of an inverter ?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Describe the various effects of scaling?
What are the steps involved in designing an optimal pad ring?
Insights of a 4bit adder/Sub Circuit?
Explain what is scr (silicon controlled rectifier)?
what is Slack?
What are the various regions of operation of mosfet? How are those regions used?
