Interested to Buy Any Domain ? << Click Here >> for more details...
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 31938 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / chakrapani
if vgs made more means more electronics are attraced to the
channel region so pinch off occures at large valves of vds
| Is This Answer Correct ? | 3 Yes | 7 No |
Post New Answer View All Answers
what is Slack?
Why does the present vlsi circuits use mosfets instead of bjts?
What is the critical path in a SRAM?
What is the purpose of having depletion mode device?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain Basic Stuff related to Perl?
what is the difference between the TTL chips and CMOS chips?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
what is verilog?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is threshold voltage?
What are the steps involved in preventing the metastability?
What is the difference between the mealy and moore state machine?
