Interested to Buy Any Domain ? << Click Here >> for more details...
verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.
- 2 Answers
- 32239 Views
- Cosmic Circuits, HP, I also Faced
- E-Mail Answers
Answer Posted / chakrapani
if vgs made more means more electronics are attraced to the
channel region so pinch off occures at large valves of vds
| Is This Answer Correct ? | 3 Yes | 7 No |
Post New Answer View All Answers
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What are the different ways in which antenna violation can be prevented?
what are three regions of operation of MOSFET and how are they used?
Explain what is Verilog?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
How to improve these parameters? (Cascode topology, use long channel transistors)
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What are the different design constraints occur in the synthesis phase?
Explain how MOSFET works?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the steps required to solve setup and hold violations in vlsi?
What is the difference between nmos and pmos technologies?
What are the Factors affecting Power Consumption on a chip?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
