what is the difference between the testing and verification?
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
What are the Advantages and disadvantages of Mealy and Moore?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the ideal input and output resistance of a current source?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Mention what are three regions of operation of mosfet and how are they used?
what is the difference between the TTL chips and CMOS chips?
Why does the present vlsi circuits use mosfets instead of bjts?
Basic Stuff related to Perl?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is verilog?
How does Vbe and Ic change with temperature?