Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

what is the difference between the testing and verification?

Answer Posted / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain sizing of the inverter?

4429


How binary number can give a signal or convert into a digital signal?

1248


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3870


Write a program to explain the comparator?

1158


Differences between Array and Booth Multipliers?

4083


Explain how MOSFET works?

3240


Mention what are the two types of procedural blocks in Verilog?

1307


What are the steps required to solve setup and hold violations in vlsi?

1092


Basic Stuff related to Perl?

2825


What are the changes that are provided to meet design power targets?

1122


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1081


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2892


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2445


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1151


In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

1197