Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

what is the difference between the testing and verification?

Answer Posted / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What are the Advantages and disadvantages of Mealy and Moore?

1194


What happens if we use an Inverter instead of the Differential Sense Amplifier?

2943


What is the ideal input and output resistance of a current source?

2953


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1543


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

973


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4063


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1152


Mention what are three regions of operation of mosfet and how are they used?

1022


what is the difference between the TTL chips and CMOS chips?

1066


Why does the present vlsi circuits use mosfets instead of bjts?

1231


Basic Stuff related to Perl?

2779


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1401


Explain why present VLSI circuits use MOSFETs instead of BJTs?

1097


what is verilog?

1058


How does Vbe and Ic change with temperature?

3466