Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

what is the difference between the testing and verification?

Answer Posted / wilszz

testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification 

Is This Answer Correct ?    3 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain the working of Insights of a pass gate ?

1182


What are the main issues associated with multiprocessor caches and how might you solve them?

2183


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1163


What are the changes that are provided to meet design power targets?

1069


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1110


What is the function of chain reordering?

1025


What is Noise Margin? Explain the procedure to determine Noise Margin?

2427


What are the steps required to solve setup and hold violations in vlsi?

1050


For CMOS logic, give the various techniques you know to minimize power consumption

1363


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

1075


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4084


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1277


Mention what are the different gates where Boolean logic are applicable?

1075


What are the different classification of the timing control?

1069


Explain depletion region.

994