what is the difference between the testing and verification?
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Explain sizing of the inverter?
How binary number can give a signal or convert into a digital signal?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Write a program to explain the comparator?
Differences between Array and Booth Multipliers?
Explain how MOSFET works?
Mention what are the two types of procedural blocks in Verilog?
What are the steps required to solve setup and hold violations in vlsi?
Basic Stuff related to Perl?
What are the changes that are provided to meet design power targets?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?