what is the difference between the testing and verification?
Answer Posted / wilszz
testing is performed on a silicon level after the design is made by foundry. it is chariterization test. However verification is done before tapeout and during the design stage, it mainly has netlist- verification and layout verification
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
Explain the working of Insights of a pass gate ?
What are the main issues associated with multiprocessor caches and how might you solve them?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
What are the changes that are provided to meet design power targets?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What is the function of chain reordering?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What are the steps required to solve setup and hold violations in vlsi?
For CMOS logic, give the various techniques you know to minimize power consumption
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Mention what are the different gates where Boolean logic are applicable?
What are the different classification of the timing control?
Explain depletion region.