What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 16470 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
For CMOS logic, give the various techniques you know to minimize power consumption
Explain the working of Insights of an inverter ?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
How logical gates are controlled by boolean logic?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
How to improve these parameters? (Cascode topology, use long channel transistors)
What are the changes that are provided to meet design power targets?
what is a sequential circuit?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain what is slack?
What is Body Effect?
How can you model a SRAM at RTL Level?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
What is the function of chain reordering?
