Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17503 Views
- I also Faced
- E-Mail Answers
Answer Posted / arpan
Setup time is the min time before the active edge of the
clock that the data gets stable. If the setup time is
violated then the logic enters into a metastable state. We
can say that setup time is violated when the logic is too
slow compare to clock. So, whenever we do simulations we do
setup time calculation in worst case. Since, in worst case
data changes too late. So, if the design passes the worst
case setup time, then its proper.
Hold time is the min time after the active edge of the clock
that the data should remain stable. Logic will also enter
into the metastable state if hold time is violated. We can
say hold violation occurs when the logic is too fast. So,
whenever we do simulation for hold time calculation we do in
best case since in best case data is changed too early. So,
if the design passes best case hold time, then its proper.
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
what are three regions of operation of MOSFET and how are they used?
Explain the operation considering a two processor computer system with a cache for each processor.
Mention what are three regions of operation of mosfet and how are they used?
What are the steps involved in designing an optimal pad ring?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
What are the Factors affecting Power Consumption on a chip?
What is the difference between nmos and pmos technologies?
If not into production, how far did you follow the design and why did not you see it into production?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain CMOS Inverter transfer characteristics?
Tell me how MOSFET works.
What are the different measures that are required to achieve the design for better yield?
