What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 16469 Views
- I also Faced
- E-Mail Answers
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
Differences between Array and Booth Multipliers?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Explain various adders and difference between them?
What is the difference between the mealy and moore state machine?
Write a VLSI program that implements a toll booth controller?
Explain the three regions of operation of a mosfet.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain how binary number can give a signal or convert into a digital signal?
What types of high speed CMOS circuits have you designed?
What is the difference between nmos and pmos technologies?
How does Vbe and Ic change with temperature?
What is the main function of metastability in vsdl?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
