What are set up time & hold time constraints? What do they
signify?
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
What are the ways to Optimize the Performance of a Difference Amplifier?
What are the different gates where boolean logic are applicable?
what are three regions of operation of MOSFET and how are they used?
Draw the Layout of an Inverter?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain depletion region.
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Are you familiar with the term MESI?
what is a sequential circuit?
What is look up table in vlsi?
What are the various regions of operation of mosfet? How are those regions used?
Explain how MOSFET works?
What are the Advantages and disadvantages of Mealy and Moore?
what is Slack?
Explain how Verilog is different to normal programming language?