Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17821 Views
- I also Faced
- E-Mail Answers
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
Explain why present VLSI circuits use MOSFETs instead of BJTs?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Explain Cross section of a PMOS transistor?
Explain the Various steps in Synthesis?
How can you construct both PMOS and NMOS on a single substrate?
Explain what is multiplexer?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For CMOS logic, give the various techniques you know to minimize power consumption
Mention what are the two types of procedural blocks in Verilog?
What is the critical path in a SRAM?
Explain what is the depletion region?
What is the difference between nmos and pmos technologies?
