Interested to Buy Any Domain ? << Click Here >> for more details...
What are set up time & hold time constraints? What do they
signify?
- 3 Answers
- 17675 Views
- I also Faced
- E-Mail Answers
Answer Posted / raghavendra
the setup and hold time constraints are
1.constraint for setup time:the data and clock should be available at the same time
2.constraint for hold time:the data should not change after clock tick.
they signify the correctness of the signal
| Is This Answer Correct ? | 3 Yes | 12 No |
Post New Answer View All Answers
Explain about 6-T XOR gate?
Cross section of a PMOS transistor?
What are the different ways in which antenna violation can be prevented?
What are the different measures that are required to achieve the design for better yield?
Draw a 6-T SRAM Cell and explain the Read and Write operations
Working of a 2-stage OPAMP?
What's the price in 1K quantity?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Basic Stuff related to Perl?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the Factors affecting Power Consumption on a chip?
Explain the working of Insights of a pass gate ?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the difference between nmos and pmos technologies?
