Give the various techniques you know to minimize power
consumption?
- 5 Answers
- 11682 Views
- I also Faced
- E-Mail Answers
Answer Posted / jaya suriya.i
1.reduce the vdd.its
2.using short channel devices(its very complicated).
3.reduce the load capacitance of cmos..
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
Explain CMOS Inverter transfer characteristics?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Insights of a 4bit adder/Sub Circuit?
Explain what is Verilog?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What happens if we delay the enabling of Clock signal?
What's the price in 1K quantity?
How about voltage source?
What is the function of tie-high and tie-low cells?
Mention what are the different gates where Boolean logic are applicable?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Explain Cross section of an NMOS transistor?
Explain the working of 4-bit Up/down Counter?
