Give the various techniques you know to minimize power
consumption?
- 5 Answers
- 11681 Views
- I also Faced
- E-Mail Answers
Answer Posted / garima
1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
What are the different gates where boolean logic are applicable?
why is the number of gate inputs to CMOS gates usually limited to four?
What is the difference between the mealy and moore state machine?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Differences between Array and Booth Multipliers?
6-T XOR gate?
Explain the Charge Sharing problem while sampling data from a Bus?
What happens if we delay the enabling of Clock signal?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
How can you construct both PMOS and NMOS on a single substrate?
What is the difference between nmos and pmos technologies?
Explain what is Verilog?
what is SCR (Silicon Controlled Rectifier)?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
