Interested to Buy Any Domain ? << Click Here >> for more details...
Give the various techniques you know to minimize power
consumption?
- 5 Answers
- 13096 Views
- I also Faced
- E-Mail Answers
Answer Posted / garima
1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the various regions of operation of mosfet? How are those regions used?
Explain sizing of the inverter?
What is the function of chain reordering?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How binary number can give a signal or convert into a digital signal?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain how binary number can give a signal or convert into a digital signal?
What is the critical path in a SRAM?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Mention what are the different gates where Boolean logic are applicable?
What are the different gates where boolean logic are applicable?
Explain Cross section of an NMOS transistor?
