Give the various techniques you know to minimize power
consumption?
Answer Posted / garima
1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.
| Is This Answer Correct ? | 6 Yes | 0 No |
Post New Answer View All Answers
What was your role in the silicon evaluation/product ramp? What tools did you use?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are the different design techniques required to create a layout for digital circuits?
Mention what are the two types of procedural blocks in Verilog?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain Cross section of a PMOS transistor?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Draw the Layout of an Inverter?
What is the difference between nmos and pmos technologies?
Explain what is scr (silicon controlled rectifier)?
Explain how MOSFET works?
Explain the working of Insights of a pass gate ?