Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Give the various techniques you know to minimize power
consumption?

Answer Posted / garima

1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.

Is This Answer Correct ?    6 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What was your role in the silicon evaluation/product ramp? What tools did you use?

3771


Draw a 6-T SRAM Cell and explain the Read and Write operations

1336


What are the different design techniques required to create a layout for digital circuits?

1090


Mention what are the two types of procedural blocks in Verilog?

1374


What was your role in the silicon evaluation or product ramp? What tools did you use?

2382


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1201


What are the main issues associated with multiprocessor caches and how might you solve them?

2294


Explain Cross section of a PMOS transistor?

1285


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1343


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1535


Draw the Layout of an Inverter?

2549


What is the difference between nmos and pmos technologies?

1156


Explain what is scr (silicon controlled rectifier)?

1105


Explain how MOSFET works?

3293


Explain the working of Insights of a pass gate ?

1303