What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 12537 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Post New Answer View All Answers
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What is the function of tie-high and tie-low cells?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Are you familiar with the term snooping?
Explain about 6-T XOR gate?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is a sequential circuit?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What types of CMOS memories have you designed? What were their size? Speed?
What are the different ways in which antenna violation can be prevented?
What is the purpose of having depletion mode device?
