Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13370 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / narasimha reddy d l
power supply is directly praportional to the sub-micron
leakage current so if Vdd increases the leakage current
will increases
| Is This Answer Correct ? | 1 Yes | 2 No |
Post New Answer View All Answers
Explain the Charge Sharing problem while sampling data from a Bus?
What products have you designed which have entered high volume production?
What are the various regions of operation of mosfet? How are those regions used?
what is Slack?
Give the cross-sectional diagram of the cmos.
what is multiplexer?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the ideal input and output resistance of a current source?
What is the function of tie-high and tie-low cells?
What are the different design constraints occur in the synthesis phase?
Explain Cross section of an NMOS transistor?
What are the different measures that are required to achieve the design for better yield?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Describe the various effects of scaling?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
