Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13516 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
How logical gates are controlled by boolean logic?
What is the difference between nmos and pmos technologies?
What's the price in 1K quantity?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What are the Factors affecting Power Consumption on a chip?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What types of CMOS memories have you designed? What were their size? Speed?
what are three regions of operation of MOSFET and how are they used?
What is Noise Margin? Explain the procedure to determine Noise Margin?
What is look up table in vlsi?
What are the various regions of operation of mosfet? How are those regions used?
Explain the working of 4-bit Up/down Counter?
what is SCR (Silicon Controlled Rectifier)?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
