What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 12250 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
How logical gates are controlled by boolean logic?
Explain the Various steps in Synthesis?
Are you familiar with the term snooping?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
what are three regions of operation of MOSFET and how are they used?
Explain CMOS Inverter transfer characteristics?
Explain what is slack?
Insights of a 4bit adder/Sub Circuit?
What are the various regions of operation of mosfet? How are those regions used?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Cross section of a PMOS transistor?
Explain depletion region.
Working of a 2-stage OPAMP?
Design an 8 is to 3 encoder using 4 is to encoder?
