What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 12536 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Explain the operation considering a two processor computer system with a cache for each processor.
Mention what are the different gates where Boolean logic are applicable?
what is multiplexer?
What does the above code synthesize to?
Explain how binary number can give a signal or convert into a digital signal?
Explain what is the use of defpararm?
Explain CMOS Inverter transfer characteristics?
Insights of a 4bit adder/Sub Circuit?
Draw the Layout of an Inverter?
What transistor level design tools are you proficient with? What types of designs were they used on?
How can you model a SRAM at RTL Level?
Explain how Verilog is different to normal programming language?
What is the difference between nmos and pmos technologies?
Explain the three regions of operation of a mosfet.
What is Noise Margin? Explain the procedure to determine Noise Margin?
