Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13313 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
What is the ideal input and output resistance of a current source?
Draw the SRAM Write Circuitry
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Differences between Array and Booth Multipliers?
Explain what is the use of defpararm?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
what is verilog?
Explain how MOSFET works?
Give the cross-sectional diagram of the cmos.
What are the main issues associated with multiprocessor caches and how might you solve them?
Explain about 6-T XOR gate?
Explain the working of Insights of a pass gate ?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the different gates where boolean logic are applicable?
What are the steps involved in preventing the metastability?
