Interested to Buy Any Domain ? << Click Here >> for more details...
What are the limitations in increasing the power supply to
reduce delay?
- 2 Answers
- 13614 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / arpan
increasing vdd increeases power dissipation as
switching power = c vdd**2 f
also at submicron level , increasing vdd amy lead to hgh
feild in the device....leading to its failure
| Is This Answer Correct ? | 10 Yes | 0 No |
Post New Answer View All Answers
Explain how logical gates are controlled by Boolean logic?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What types of CMOS memories have you designed? What were their size? Speed?
What is the function of chain reordering?
What are the changes that are provided to meet design power targets?
What's the price in 1K quantity?
Explain various adders and difference between them?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain the Charge Sharing problem while sampling data from a Bus?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What was your role in the silicon evaluation or product ramp? What tools did you use?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
