Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Post New Answer View All Answers
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Explain what is the depletion region?
Write a program to explain the comparator?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
what is SCR (Silicon Controlled Rectifier)?
What are the different gates where boolean logic are applicable?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What types of high speed CMOS circuits have you designed?
For CMOS logic, give the various techniques you know to minimize power consumption
What types of CMOS memories have you designed? What were their size? Speed?
What is the function of tie-high and tie-low cells?
What is the function of enhancement mode transistor?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain what is multiplexer?
