Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / coolmoon
Latch up effect can be minimized by 1.putting the isolation
between pmos and nmos regions.
2. changing the dopping concentrations thus reducing the
gain of pnpn device.
SOI (silicon on insulator)doesnt have any latch up problem.
because of latch up effect there is the short between power
lines and the continuous current flows through the device
till the power down. This results into malfunctioning of
the device, resulting into its damage. This latch problem
is observed in case of two transistors arranged side by
side forming pnpn/npnp structure. (structure like SCR or
thyristor).
| Is This Answer Correct ? | 37 Yes | 6 No |
Post New Answer View All Answers
How logical gates are controlled by boolean logic?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Mention what are the two types of procedural blocks in Verilog?
What are the different gates where boolean logic are applicable?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
What was your role in the silicon evaluation/product ramp? What tools did you use?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
Explain what is multiplexer?
