Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

what is Latch up?How to avoid Latch up?

Answer Posted / abhishek

Latch up refers to the creation of a low resistance path between power and ground. This is essentially created due to parasitic bipolars getting active.

To minimize chances of latch up:

1. Use of guard rings - they are nothing but a N+ or P+ ring around the device which is suitably biased to power/ground respectively. How they help is that if by chance there are carriers like electrons in the substrate, they are trapped/attracted by the respective wells.

2. Keeping the substrate traps close to the devices This reduces bulk resistance and helps minimize risk of LU

Is This Answer Correct ?    22 Yes 1 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

what is SCR (Silicon Controlled Rectifier)?

1002


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2836


Explain what is slack?

1017


Insights of a 4bit adder/Sub Circuit?

3295


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1158


What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?

1246


Explain the working of Insights of an inverter ?

1175


why is the number of gate inputs to CMOS gates usually limited to four?

1278


Explain the operation considering a two processor computer system with a cache for each processor.

2813


What is the function of chain reordering?

1015


Are you familiar with the term MESI?

2638


In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?

4063


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1401


Working of a 2-stage OPAMP?

3120


Explain Cross section of an NMOS transistor?

980