What happens to delay if we include a resistance at the
output of a CMOS circuit?
- 1 Answers
- 12552 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
delay increases
| Is This Answer Correct ? | 22 Yes | 0 No |
Post New Answer View All Answers
How about voltage source?
What is the difference between nmos and pmos technologies?
Explain various adders and difference between them?
Explain the Working of a 2-stage OPAMP?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
What are the ways to Optimize the Performance of a Difference Amplifier?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Working of a 2-stage OPAMP?
Explain what is the use of defpararm?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain the operation considering a two processor computer system with a cache for each processor.
What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus
Explain how binary number can give a signal or convert into a digital signal?
