What happens to delay if we include a resistance at the
output of a CMOS circuit?
- 1 Answers
- 12758 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
delay increases
| Is This Answer Correct ? | 22 Yes | 0 No |
Post New Answer View All Answers
Implement a 2 I/P and gate using Tran gates?
Differences between Array and Booth Multipliers?
What are the different design constraints occur in the synthesis phase?
Explain how logical gates are controlled by Boolean logic?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain Cross section of a PMOS transistor?
What transistor level design tools are you proficient with? What types of designs were they used on?
What's the price in 1K quantity?
Explain how MOSFET works?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
Explain the operation of a 6T-SRAM cell?
Describe the various effects of scaling?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Insights of a 4bit adder/Sub Circuit?
If not into production, how far did you follow the design and why did not you see it into production?
