Interested to Buy Any Domain ? << Click Here >> for more details...
What happens to delay if we include a resistance at the
output of a CMOS circuit?
- 1 Answers
- 13458 Views
- Infosys, I also Faced
- E-Mail Answers
Answer Posted / madhu
delay increases
| Is This Answer Correct ? | 22 Yes | 0 No |
Post New Answer View All Answers
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How can you model a SRAM at RTL Level?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
What does the above code synthesize to?
Basic Stuff related to Perl?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
why is the number of gate inputs to CMOS gates usually limited to four?
Differences between IRSIM and SPICE?
what is the use of defpararm?
Why does the present vlsi circuits use mosfets instead of bjts?
How to improve these parameters? (Cascode topology, use long channel transistors)
What was your role in the silicon evaluation/product ramp? What tools did you use?
For CMOS logic, give the various techniques you know to minimize power consumption
Are you familiar with the term MESI?
How binary number can give a signal or convert into a digital signal?
