Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is Fermi level?

Answer Posted / vivek

Fermi level in an intrinsic semiconductor; located not
exactly in the center of the energy gap because of the
different effective mass of electron and hole.

energy level in solids at which the Fermi-Dirac
distribution function is equal to 0.5.

Is This Answer Correct ?    11 Yes 3 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1081


Explain what is the depletion region?

1090


What are the different classification of the timing control?

1116


What are the different ways in which antenna violation can be prevented?

1127


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1485


What are the changes that are provided to meet design power targets?

1122


What is the function of enhancement mode transistor?

1118


What are the different design techniques required to create a layout for digital circuits?

1043


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1208


Draw a CMOS Inverter. Explain its transfer characteristics

1188


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1135


What transistor level design tools are you proficient with? What types of designs were they used on?

5070


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1209


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1116


For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

1460