Draw the timing diagram for a SRAM Read. What happens if we delay the enabling o

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

Question Posted / mani@45

0 Answers
1184 Views
Infosys, I also Faced
E-Mail Answers

No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers Intel,

Explain why & how a MOSFET works?

2 Answers Infosys,

What is hot electron effect?

3 Answers Intel,

Differences between Array and Booth Multipliers?

0 Answers Intel,

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?

4 Answers Intel,

what is charge sharing?

0 Answers Intel,

Insights of an inverter. Explain the working?

1 Answers Intel,

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers Intel,

Explain CMOS Inverter transfer characteristics?

0 Answers ADS,

Explain Cross section of an NMOS transistor?

0 Answers Intel,

Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers Intel,

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1 Answers Intel,

For more VLSI Interview Questions Click Here