Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is Fermi level?

Answer Posted / riya bipradas pal

Fermi level lies in between (may not be exactly at the center) the conduction band band and the valence band . An electron can only reach the conduction band from the valance band only if it has got energy higher than the energy of the fermi level energy or fermi band energy .

Is This Answer Correct ?    3 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is the function of enhancement mode transistor?

1125


What is the function of tie-high and tie-low cells?

1101


What are the steps involved in designing an optimal pad ring?

1180


What transistor level design tools are you proficient with? What types of designs were they used on?

5074


Design an 8 is to 3 encoder using 4 is to encoder?

1343


Mention what are three regions of operation of mosfet and how are they used?

1084


How does Vbe and Ic change with temperature?

3523


Write a VLSI program that implements a toll booth controller?

3995


Explain what is the use of defpararm?

1157


why is the number of gate inputs to CMOS gates usually limited to four?

1348


Explain Cross section of a PMOS transistor?

1245


Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1306


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2411


What are the Advantages and disadvantages of Mealy and Moore?

1283


Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

1207