Answer / pradipta sarkar

tristate is a inverter with 3 o/p state: 1,0,z(high
inpedence state).it is implementated by adding two more nmos
(or pmos)-1 btwn d original nmos& o/p,1 btwn d pmos &o/p to
a odinary inverter. depending on wheather the additional 2
nmos are kept on/off d o/p behaves like normal inverter/z
respectively.

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

What products have you designed which have entered high volume production?

0 Answers   Intel,

---

what is conductance and valence band?

1 Answers  

---

What are the steps involved in preventing the metastability?

0 Answers  

---

what is a sequential circuit?

0 Answers  

---

---

Cross section of a PMOS transistor?

0 Answers   Intel,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,

---

How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,

---

Explain Custom Design Flow?

2 Answers   Intel,

---

How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,

---

What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,

---

What is polymorphism? (C++)

2 Answers   Intel,

---