Interested to Buy Any Domain ? << Click Here >> for more details...
You have a driver that drives a long signal & connects to an
input device. At the input device there is either overshoot,
undershoot or signal threshold violations, what can be done
to correct this problem?
- 4 Answers
- 16097 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / nikki
a cdm clamp can be used at the receiver input to protect
the circuitry form overshoot/ undershoot
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What is the critical path in a SRAM?
what is SCR (Silicon Controlled Rectifier)?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What was your role in the silicon evaluation or product ramp? What tools did you use?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
What are the various regions of operation of mosfet? How are those regions used?
What happens if we delay the enabling of Clock signal?
Explain what is multiplexer?
Explain CMOS Inverter transfer characteristics?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What is Noise Margin? Explain the procedure to determine Noise Margin?
What is the main function of metastability in vsdl?
6-T XOR gate?
