Answer Posted / neto colina
Is a widely used cache coherency and memory coherence
protocol introduced by Intel. Modified Exclusive Shared
Invalid are the protocol States.
M means value has been modified from main memory and the
cache is required to write the data back to main memory,
before permitting any other read of the main memory state.
(ITS DIRTY)
E IS CLEAN: Value Match with main memory
S Cache may be stored in other caches of the machine
I Invalid
| Is This Answer Correct ? | 12 Yes | 6 No |
Post New Answer View All Answers
what is verilog?
Explain the operation considering a two processor computer system with a cache for each processor.
Explain what is scr (silicon controlled rectifier)?
Differences between Array and Booth Multipliers?
why is the number of gate inputs to CMOS gates usually limited to four?
Mention what are the different gates where Boolean logic are applicable?
What are the different design constraints occur in the synthesis phase?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain depletion region.
What's the price in 1K quantity?
Cross section of a PMOS transistor?
How does Vbe and Ic change with temperature?
What is Body Effect?
What is the function of chain reordering?
What are the different classification of the timing control?
