Differences between netlist of HSPICE and Spectre?
- 1 Answers
- 8377 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / hasan
help for pipeline circuit simulation code by HSPICE.
| Is This Answer Correct ? | 1 Yes | 5 No |
Post New Answer View All Answers
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What is the difference between cmos and bipolar technologies?
Explain what is the use of defpararm?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain Cross section of an NMOS transistor?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What are the different design techniques required to create a layout for digital circuits?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain the Charge Sharing problem while sampling data from a Bus?
What happens if we delay the enabling of Clock signal?
What are the Advantages and disadvantages of Mealy and Moore?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
