What happens when the gate oxide is very thin?
Answer Posted / sarath
EXACTLY...
Is This Answer Correct ? | 4 Yes | 2 No |
Post New Answer View All Answers
Working of a 2-stage OPAMP?
Explain the Charge Sharing problem while sampling data from a Bus?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What transistor level design tools are you proficient with? What types of designs were they used on?
Cross section of a PMOS transistor?
what is SCR (Silicon Controlled Rectifier)?
Explain Cross section of a PMOS transistor?
What are the steps involved in preventing the metastability?
Draw the SRAM Write Circuitry
Explain what is Verilog?
Explain the working of 4-bit Up/down Counter?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?