What happens when the gate oxide is very thin?

Answer Posted / sarath

EXACTLY...

Is This Answer Correct ?    4 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Working of a 2-stage OPAMP?

2739


Explain the Charge Sharing problem while sampling data from a Bus?

2226


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3491


What transistor level design tools are you proficient with? What types of designs were they used on?

2984


Cross section of a PMOS transistor?

4367






what is SCR (Silicon Controlled Rectifier)?

716


Explain Cross section of a PMOS transistor?

846


What are the steps involved in preventing the metastability?

752


Draw the SRAM Write Circuitry

780


Explain what is Verilog?

736


Explain the working of 4-bit Up/down Counter?

4104


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

800


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

988


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

861


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

2322