Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

While using logic design, explain the various steps that r
followed to obtain the desirable design in a well defined
manner?

Answer Posted / sudeep

1. logic specification.
2. Truth table creation of the given logic,
3. logic minimization using karnuagh mapps
4. logic design using gates.

Is This Answer Correct ?    12 Yes 2 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

1485


What happens if we delay the enabling of Clock signal?

2374


What is the function of chain reordering?

1079


What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

1274


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3380


What types of high speed CMOS circuits have you designed?

2577


How about voltage source?

2275


How can you construct both PMOS and NMOS on a single substrate?

4985


What are the main issues associated with multiprocessor caches and how might you solve them?

2238


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1081


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1459


How can you model a SRAM at RTL Level?

5737


What are the changes that are provided to meet design power targets?

1122


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1204


What are the different design techniques required to create a layout for digital circuits?

1043