What happens if we delay the enabling of Clock signal?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

How does a pn junction works?

2 Answers   Wipro,


what is conductance and valence band?

1 Answers  


What are the steps involved in preventing the metastability?

0 Answers  


what is verilog?

0 Answers  


What is the critical path in a SRAM?

0 Answers  






Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,


What is the difference between = and == in C?

5 Answers   Intel,


What is the build-in potential?

1 Answers   Wipro,


Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)

6 Answers  


What is the difference between cmos and bipolar technologies?

0 Answers  


Categories