What happens if we delay the enabling of Clock signal?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain how logical gates are controlled by Boolean logic?

0 Answers  


what is multiplexer?

0 Answers  


What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,


What are the various regions of operation of mosfet? How are those regions used?

0 Answers  


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  


How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,


Give the cross-sectional diagram of the cmos.

0 Answers  


Id vs. Vds Characteristics of NMOS and PMOS transistors?

1 Answers   Brillient, Intel, ISRO,


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


what is a sequential circuit?

0 Answers  


Categories