Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What is the difference between fifo and the memory?

Answer Posted / ayan

memory only stored data,
fifo is process to retrive and put the data.

Is This Answer Correct ?    2 Yes 4 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

What is the main function of metastability in vsdl?

1007


For CMOS logic, give the various techniques you know to minimize power consumption

1349


What is the purpose of having depletion mode device?

990


Explain sizing of the inverter?

4374


Explain how logical gates are controlled by Boolean logic?

1127


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

1172


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

3077


What are the steps required to solve setup and hold violations in vlsi?

1033


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3822


What are the main issues associated with multiprocessor caches and how might you solve them?

2164


Explain what is Verilog?

1053


How can you construct both PMOS and NMOS on a single substrate?

4933


Explain the Various steps in Synthesis?

3226


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1087


Explain what is multiplexer?

1030