Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

Implement an Inverter using a single transistor?

4 Answers   Intel,

---

Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,

---

Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,

---

In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  

---

---

Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,

---

What are the different limitations in increasing the power supply to reduce delay?

2 Answers  

---

Give various factors on which threshold voltage depends.

0 Answers  

---

What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

1 Answers   Intel,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

---

What are the different design constraints occur in the synthesis phase?

0 Answers  

---

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  

---