You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
No Answer is Posted For this Question
Be the First to Post Answer
Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
Explain the working of differential sense amplifier?
Explain Custom Design Flow?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
What is a linked list? Explain the 2 fields in a linked list?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Write a pseudo code for sorting the numbers in an array?
6-T XOR gate?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What is the difference between nmos and pmos technologies?