Interested to Buy Any Domain ? << Click Here >> for more details...
Answer Posted / pradipta sarkar
tristate is a inverter with 3 o/p state: 1,0,z(high
inpedence state).it is implementated by adding two more nmos
(or pmos)-1 btwn d original nmos& o/p,1 btwn d pmos &o/p to
a odinary inverter. depending on wheather the additional 2
nmos are kept on/off d o/p behaves like normal inverter/z
respectively.
| Is This Answer Correct ? | 1 Yes | 0 No |
Post New Answer View All Answers
What are the steps involved in designing an optimal pad ring?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
What are the Advantages and disadvantages of Mealy and Moore?
What is look up table in vlsi?
Explain what is the depletion region?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What types of CMOS memories have you designed? What were their size? Speed?
Describe the various effects of scaling?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Explain the Working of a 2-stage OPAMP?
What is the difference between the mealy and moore state machine?
What is the main function of metastability in vsdl?
What are the different design constraints occur in the synthesis phase?
What are the different ways in which antenna violation can be prevented?
What types of CMOS memories have you designed? What were their size? Speed?
