Answer Posted / seetharamukg

Signals updates a value after some "delta" time or at the
end of the process. But variable updates a value immediately.

Both variable and signals are synthesizable.
Designer should know hoe to use these 2 objects.

Ex: Signal usage
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_sig is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_sig;
architecture SIG_ARCH of xor_sig is
signal D: STD_LOGIC;
begin
SIG:process (A,B,C)
begin
D <= A; -- ignored !!
X <= C xor D;
D <= B; -- overrides !!
Y <= C xor D;
end process;
end SIG_ARCH;

Variable usage:
Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity xor_var is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_var;
architecture VAR_ARCH of xor_var is
begin
VAR:process (A,B,C)
variable D: STD_LOGIC;
begin
D := A;
X <= C xor D;
D := B;
Y <= C xor D;
end process;
end VAR_ARCH;

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

923

---

Explain Basic Stuff related to Perl?

793

---

what is a sequential circuit?

794

---

What transistor level design tools are you proficient with? What types of designs were they used on?

4777

---

what is multiplexer?

854

---

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

1045

---

What is the difference between the mealy and moore state machine?

791

---

Insights of a 4bit adder/Sub Circuit?

3048

---

What are the ways to Optimize the Performance of a Difference Amplifier?

2040

---

Explain what is Verilog?

845

---

Explain various adders and difference between them?

894

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

888

---

Explain the working of Insights of an inverter ?

910

---

What is the function of tie-high and tie-low cells?

816

---

For CMOS logic, give the various techniques you know to minimize power consumption

1073

---