Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 5539 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Cross section of a PMOS transistor?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is threshold voltage?
What are the different gates where boolean logic are applicable?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the working of 4-bit Up/down Counter?
Explain various adders and difference between them?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain about 6-T XOR gate?
What types of high speed CMOS circuits have you designed?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain how logical gates are controlled by Boolean logic?
How does a Bandgap Voltage reference work?
