In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4551 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
What are the Advantages and disadvantages of Mealy and Moore?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is the function of enhancement mode transistor?
Mention what are the different gates where Boolean logic are applicable?
Explain various adders and difference between them?
what is multiplexer?
Draw the Layout of an Inverter?
Explain sizing of the inverter?
What is Noise Margin? Explain the procedure to determine Noise Margin?
In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?
Cross section of a PMOS transistor?
what is verilog?
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain the Working of a 2-stage OPAMP?
