In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4709 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
what are three regions of operation of MOSFET and how are they used?
Tell me how MOSFET works.
what is Slack?
Explain how MOSFET works?
Differences between Array and Booth Multipliers?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the difference between nmos and pmos technologies?
What products have you designed which have entered high volume production?
What are the different design techniques required to create a layout for digital circuits?
What are the different classification of the timing control?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw a 6-T SRAM Cell and explain the Read and Write operations
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
What was your role in the silicon evaluation or product ramp? What tools did you use?
