Interested to Buy Any Domain ? << Click Here >> for more details...
What happens if we delay the enabling of Clock signal?
- 4 Answers
- 7242 Views
- I also Faced
- E-Mail Answers
Post New Answer View All Answers
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
Explain the Working of a 2-stage OPAMP?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What is Body Effect?
Explain what is the use of defpararm?
Explain various adders and difference between them?
How does a Bandgap Voltage reference work?
How does Vbe and Ic change with temperature?
Explain the Charge Sharing problem while sampling data from a Bus?
Explain the working of 4-bit Up/down Counter?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain what is scr (silicon controlled rectifier)?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
