What happens if we delay the enabling of Clock signal?
- 4 Answers
- 6077 Views
- I also Faced
- E-Mail Answers
Answer Posted / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Post New Answer View All Answers
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the critical path in a SRAM?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is the ideal input and output resistance of a current source?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
Explain the Charge Sharing problem while sampling data from a Bus?
6-T XOR gate?
What happens if we delay the enabling of Clock signal?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain how MOSFET works?
What is the difference between synchronous and asynchronous reset?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
How can you construct both PMOS and NMOS on a single substrate?
Differences between Array and Booth Multipliers?
