Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Why don?t we use just one NMOS or PMOS transistor as a
transmission gate?

Answers were Sorted based on User's Feedback



Why don?t we use just one NMOS or PMOS transistor as a transmission gate?..

Answer / nikki

nmos passes a good 0 and a degraded 1 , whereas pmos passes
a good 1 and bad 0. for pass transistor, both voltage
levels need to be passed and hence both nmos and pkmmos
need to be used.

Is This Answer Correct ?    39 Yes 0 No

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?..

Answer / @nks

Because we can't get full voltage swing with only NMOS or
PMOS ... we have to use both of them together for that purpose.

Is This Answer Correct ?    29 Yes 3 No

Post New Answer

More VLSI Interview Questions

Differences between functions and Procedures in VHDL?

5 Answers   Intel,


Explain the Working of a 2-stage OPAMP?

0 Answers   Intel,


What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,


What is component binding?

2 Answers   Intel,


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


Explain various adders and diff between them?

1 Answers   Intel,


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


What is LVS, DRC?

10 Answers   IBM, Intel,


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,


Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,


Categories